In part 1 of this 3-post series (part 3), I presented a way of defining flexible coverage definitions in SystemVerilog using the with clause. In

In the first part of this 3-post series (part 2, part 3), I would like to show a compact way of defining flexible coverage in