A Birds-Eye View of DVCon Europe

I finally found some time to write about the first edition of DVCon-Europe, which took place on 14-15th of October, 2014, in Munich. The content

Read More

How to Connect SystemVerilog with Octave

When we must verify a highly computational RTL, we may deal with complicated mathematical functions and algorithms. Implementing and debugging an RTL model can be

Read More

Recommended Articles – October 2014

Working in a multi-language environment makes you hit this scenario: I model some data using a “when” subtype in e-language, how do I transfer that

Read More